# Generating Efficient Code for Deep Neural Network

Jianhui Li Software and Advanced Technology Group intel

# oneDNN is evolving...



- Graph API allows HW backend to achieve high efficiency
- Same integration for multiple AI HW: CPU, GPU, and accelerators

2

# The driving forces of AI Optimization



AIA

# oneDNN Graph API



intel.

AIA

4

SOFTWARE AND ADVANCED TECHNOLOGY GROUP





## oneDNN Graph Compiler



SOFTWARE AND ADVANCED TECHNOLOGY GROUP

6

AIA

# Recipe for efficient kernel



7

# Parallel task decomposition



Propose single-core kernel size options, using all cores with balanced load

Propose options of microkernel sizes with high vector/matrix utilization

Search for a pair of single kernel size and microkernel size based on a cost model

SOFTWARE AND ADVANCED TECHNOLOGY GROUP

### Microkernel



$$C[M,N] = \sum_{i=0}^{batch} A_i[M,K] * B_i[K,N]$$

#### Batch-Reduce gemm interface

High-Performance Deep Learning via a Single Building Block, Evangelos Georganas, Alexander Heinecke



Based on carefully hand-crafted code template

SOFTWARE AND ADVANCED TECHNOLOGY GROUP

9

### Synthesized kernel for fused op



Good heuristic required to decompose to single-core kernel and microkernel, loop order, and data layout

SOFTWARE AND ADVANCED TECHNOLOGY GROUP

. 10

### Compile subgraph by composing kernels

#### matmul

relu

C - Output tensor, [M][N] A - Input tensor (activations) [M] [K] B - Input tensor (weights) [K] [N] Parallel loop m p = 0, M, **MBP** Parallel loop n p = 0, N, NBP { Loop m o = m  $\overline{p}$  \* MBP, (m p + 1) \* MBP, **MB** { Loop n o = n p \* NBP, (n p + 1) \* NBP, NB { Loop k o = 0, K/KB {  $A'[0:MB, 0:KB] = A[m \circ, k \circ, 0:MB, 0:KB];$ B'[0:KB, 0:NB] = B[k o, n o, 0:KB, 0:NB]Call Batch reduce gemm(A' [0:MB, 0:KB], B'[0:NB, 0:KB], C'[0:MB, 0:NB]);  $C[m \circ, n \circ, 0:MB, 0:NB]) = relu (C'[0:MB, 0:NB])$ } } } }

Parallel loop m p = 0, M, MBP { Parallel loop n p = 0, N, NBP { Loop m o = m p \* MBP, (m p + 1) \* MBP, MB { Loop n o = n p \* NBP, (n p + 1) \* NBP, NB { Loop k o = 0, K/KB { A'[0:MB, 0:KB] = A[m\_o, k\_o, 0:MB, 0:KB]; B'[0:KB, 0:NB] = B[k o, n o, 0:KB, 0:NB]Call Batch\_reduce\_gemm(A'[0:MB, 0:KB], B'[0:NB, 0:KB], C'[0:MB, 0:NB]); } C[m o, n o, 0:MB, 0:NB]) = relu ( C'[0:MB, 0:NB]) } } } } matmul Parallel loop m p = 0, M, MBP { Parallel loop n p = 0, N, NBP { Loop m o = m p \* MBP, (m p + 1) \* MBP, MB { Loop  $n_0 = n_p * NBP$ ,  $(n_p + 1) * NBP$ , NB { matmul Loop k o = 0, K/KB {  $A'[0:MB, 0:KB] = A[m \circ, k \circ, 0:MB, 0:KB];$ B'[0:KB, 0:NB] = B[k o, n o, 0:KB, 0:NB]Call Batch reduce gemm(A'[0:MB, 0:KB], matmul B'[0:NB, 0:KB], C'[0:MB, 0:NB]); C[m o, n o, 0:MB, 0:NB]) = relu ( C'[0:MB, 0:NB]) } } } } Parallel loop m p = 0, M, MBP { Parallel loop n p = 0, N, NBP { Loop m o = m p \* MBP, (m p + 1) \* MBP, MB { Loop n o = n p \* NBP, (n p + 1) \* NBP, NB { Loop k o = 0, K/KB {  $A'[0:MB, 0:KB] = A[m \circ, k \circ, 0:MB, 0:KB];$ B'[0:KB, 0:NB] = B[k o, n o, 0:KB, 0:NB]Call Batch reduce gemm(A'[0:MB, 0:KB], B'[0:NB, 0:KB], C'[0:MB, 0:NB]); }

C[m o, n o, 0:MB, 0:NB]) = relu ( C'[0:MB, 0:NB])

SOFTWARE AND ADVANCED TECHNOLOGY GROUP

```
} } } } }
```

intel. 11

relu

relu

relu

### Parallel task decomposition within Graph context



Graph-based heuristic considers the cost of reading activation data from last tunable op software and advanced technology group intel.



# Graph-based heuristic for Single-core Kernel





SOFTWARE AND ADVANCED TECHNOLOGY GROUP





Post-op fusion



Aggressive fusion



Aggressive fusion covers MLP, MHA, Conv Block, both inference and training, fp32, int8, and bf16 on CPU

Substantial performance gains observed



14

intel.

SOFTWARE AND ADVANCED TECHNOLOGY GROUP

### Summary

oneDNN Graph API offers flexible API to accelerate DNN Graph with partitioning

oneDNN Graph compiler merges nested loops of tuable op and fusible op, compose a large kernel for aggressive fusion, and Automate kernel generation

Recipes from hand-tuned kernel, micro-kernel, and blocked layout

Graph-based heuristic further improves kernel performance within graph context

## Notices and Disclaimers

Intel technologies may require enabled hardware, software or service activation.

No product or component can be absolutely secure.

Your costs and results may vary.

© Intel Corporation. Intel, the Intel logo, and other Intel marks are trademarks of Intel Corporation or its subsidiaries. Other names and brands may be claimed as the property of others.

AIA